Dr. Babasaheb Ambedkar Open University Term End Examination July – 2021

Course Subject Code		: BCA/DCA		Date Time	: 29-July-2021		
		: BCAN-203(NEW)/DCA-20	CA-203		: 01:00pm to 03:00pm	1	
Subject Name		: Digital Electronics & Con	Computer	Duration	: 02 Hours		
		Organization		Max. Marks	: 50		
			Section	A			
	Answer the following (Attempt any two)						
1.		complement and 10's co	•			(20)	
2.	-	nary coded decimal'.	1				
3.	-	working of ALU 74181					
4. Describe a circuit diagram of DE Mu		Iultiplexer					
		C	1				
			Section	В			
	Answer the	e following (Attempt ar	ny three)		O'	(15)	
1.		nary Number System in	•			` ,	
2.	$11001_2 = ?_{10}$)					
3.	Explain The	eorems governing Boole	an Algebra				
4.	Explain 'Full Adder'.						
5.	Draw a circ	uit diagram for 'CLOC	KED SET-I	ESET FLIP-FLO	P'		
			Section	C			
		Part - A (I	<mark>Aultiple</mark> Cl	noice Questions)		(10)	
1	In Boolean	algebra, the R operati	on is perfor	med by which pro	perties?		
	A Assoc	iative properties	В	Commutative pro	perties		
	C Distrib	butive properties	D	All of the Mentio	oned		
2	The represe	ntarion of octal number	(532.2)8 in	decimal is			
	A (346.2	25)10	В	(532.864)10			
	C (340.6	57)10	D	(531.668)10			
3	According t	to Boolean law: A + 1 =	?				
	A 1		В	A			
	C = 0		D	A'			
4	The ALU gives the output of the operations and the output is stored in the						
	A Memo	ory Devices	В	Registers			
	C Flags		D	Output Unit			
5	The quantity of double word is						
	A 16 bits	S	В	32 bits			
	C 4 bits		D	8 bits			
6	The weights used in Binary coded decimal code are:						
	A 2,1		В	6,4,2,1			
	C = 8.121	1	D	121			

7	Whi	Which of the following can be represented for decoder?							
	A	A Combinational circuit		Sequential circuit					
	C	Logical circuit	D	None of the mentioned					
8	The truth table for an S-R flip-flop has how many VALID entries?								
	A	1	В	2					
	C	3	D	4					
9	Inv	alid BCD can be made to valid BCD b	y ad	ding with					
	A	0101	В	0111					
	C	0110	D	1001					
10	Which of the following is correct for a gated D-type flip-flop?								
	A	The Q output is either SET or	В	The output complement follows the					
		RESET as soon as the D input goes		input when enabled					
		HIGH or LOW							
	C	Only one of the inputs can be	D	The output toggles if one of the					
		HIGH at a time		inputs is held HIGH					
Part – B (Do as Directed)									
	State whether the following statement are True or False								
1	A ripple counter is an asynchronous counter.								
2	Bidirectional shift registers can shift data either right or left.								
3	BCD arithmetic is performed using base 10 numbers.								
4	The S-R flip-flop has no invalid or unused state.								
5		Edge-triggered J-K flip-flops make it hard for design engineers to know when to accept							
input data. ***** *****									
		A Front	J.						
		****	**						
india.									
		gar. Yo							